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Abstract 
  
This paper describes an integrated framework for SOC 
test automation. This framework is based on a new 
approach for Wrapper/TAM co-optimization based on 
rectangle packing considering the diagonal length of the 
rectangles to emphasize on both TAM widths required by 
a core and its corresponding testing time. In this paper, 
we propose an efficient algorithm to construct wrappers 
that reduce testing time for cores. We then use rectangle 
packing to develop an integrated scheduling algorithm 
that incorporates power constraints in the test schedule. 
The test power consumption is important to consider 
since exceeding the system’s power limit might damage 
the system. 
 
 
INTRODUCTION 
 
The development of microelectronic technology has led 
to the implementation of system-on-chip (SOC), where a 
complete system, consisting of several application 
specific integrated circuit (ASIC), microprocessors, 
memories and other intellectual properties (IP) blocks, is 
implemented on a single chip. The increasing complexity 
of SOC has created many testing problems.  The general 
problem of SOC test integration includes the design of 
TAM architectures, optimization of the core wrappers, 
and test scheduling. Test wrappers form the interface 
between cores and test access mechanisms (TAMs), while 
TAMs transport test data between SOC pins and test 
wrappers [3]. We address the problem of designing test 
wrappers and TAMs to minimize SOC testing time. 
While optimized wrappers reduce test application times 
for the individual cores, optimized TAMs lead to more 
efficient test data transport on-chip. Since wrappers 
influence TAM design, and vice versa, a co-optimization 
strategy is needed to jointly optimize the wrappers and 
the TAM for an SOC. 
 
In this paper, we propose a new approach to integrated 
wrapper/TAM co-optimization and test scheduling based 
on a general version of rectangle packing considering 
diagonal length of the rectangles to be packed. The main 
advantage of the proposed approach is that it minimizes 
the test application time while considering test power 
limitation.  
 
RELATED WORK 
 
Most prior research has either studied wrapper design and 
TAM optimization as independent problems, or not 
addressed the issue of sizing TAMs to minimize SOC 
testing time [1,3,13]. Alternative approaches that 
combine TAM design with test scheduling [5,15] do not 
address the problem of wrapper design and its 
relationship to TAM optimization.  
 
The first integrated method for Wrapper/TAM co-
optimization was proposed in [10,11,12]. [10,12] are 
based on fixed-width TAMs which are inflexible and 
result in inefficient usage of TAM wires. An approach to 
wrapper/TAM co-optimization based on a generalized 
version of rectangle packing was proposed in [11]. This 
approach provides more flexible partitioning of the total 
TAM width among the cores. In [16] a method is 
proposed to address the test power consumption, where 
the test time for a system with wrapped cores is 
minimized while test power limitations are considered 
and tests are assigned to TAM wires. [6] addresses the 
SOC test scheduling problem by proposing a test 
scheduling technique that minimizes the test application 
time while considering test power consumption and test 
conflicts. 
 
Figure 1. A wrapped scan tested core where the scan 
chains and wrapper cells are configured into 
two wrapper chains. 
 
PRELIMINARIES 
 
The test access mechanism is the infrastructure used to 
transport test stimuli and test response in the system. Test 
vectors are transported from test sources to the core under 
test and test response is transported from the core under 
test to the test sink. 
 
The core test wrapper is a layer of logic that forms the 
interface between the embedded core and its system chip 
environment (figure 1). It connects the core terminals 
both to the rest of the IC as well as to the test access 
mechanism. If the number of core terminals is not equal 
to the TAM width then wrappers may need to perform 
test width adaptation by partitioning the set of wrapper 
scan chain elements (internal scan chains and wrapper 
cells) into several wrapper scan chains, which are equal in 
number to the number of TAM lines. This will often be 
required in practice, since large cores typically have 
hundreds of core terminals, while the number limits the 
total TAM width of SOC pins.  
 
The power consumption during test is usually higher than 
during the normal operation mode of a circuit due to the 
increased number of switches per node which is desirable 
in order to detect as many faults as possible in the 
minimum length of time [7]. However, the high power 
consumption may damage the system, because it 
generates excessive heat. 
 
PROPOSED WRAPPER DESIGN 
 
The purpose of our wrapper design algorithm is to 
construct a set of wrapper chains at each core. A wrapper 
chain includes a set of the scanned elements (scan-chains, 
wrapper input cells and wrapper output cells).The test 
time at a core is given by: 
           Tcore = p × [1+max{si,so}] + min{si,so} 
where p is the number of test vectors to apply to the core 
and si (so) denotes the number of scan cycles required to 
load (unload) a test vector (test response) [5]. So, to 
reduce test time, we should minimize the longest wrapper 
chain (internal or external or both), i.e. max {si, so}. 
Recent research on wrapper design has stressed the need 
for balanced wrapper scan chains [5, 10] to minimize the 
longest wrapper chain. Balanced wrapper scan chains are 
those that are as equal in length to each other as possible. 
 
The proposed Wrapper_Design algorithm tries to 
minimize core testing time as well as the TAM width 
required for the test wrapper. The objectives are achieved 
by balancing the lengths of the wrapper scan chains and 
imposing an upper bound on the total number of scanned 
elements. 
 
Our heuristic can be divided in two main parts; the first 
one for combinational cores and the second one for 
sequential cores. For combinational cores, there are two 
possibilities. If I+O (where I is the number of functional 
inputs and O the number of functional outputs) is below 
or equal to the TAM bandwidth limit, Wmax, then nothing 
is done and the number of connections to the TAM is 
I+O. If I+O is above Wmax, then some of the cells on the 
I/Os are chained together in order to reduce the number of 
needed connections to the TAM.  
 
For sequential cores, at first an upper bound is specified 
(Peak_Scan_Element).The internal scan chains are then 
sorted in descending order. After that, Each internal scan 
chain is successively assigned to the wrapper scan chain, 
whose length after this assignment is closest to, but not 
exceeding the length of the upper bound. In our 
algorithm, a new wrapper scan chain is created only when 
it is not possible to fit an internal scan chain into one of 
the existing wrapper scan chains without exceeding the 
length of the upper bound. At last, functional inputs and 
outputs are added to balance the wrapper scan chains. Our 
wrapper design algorithm gives results like table 1.  
 
Table 1.result of Wrapper_Design for core 6 
Of  p93791 [4] 
 
TAM  size TAM utilized 
(TAMu) 
Longest 
 Scan chain 
50-64 
48-49 
32-47 
24-31 
20-23 
16-19 
14-15 
12-13 
10-11 
8-9 
6-7 
4-5 
2-3 
1 
47 
39 
24 
16 
12 
10 
8 
7 
6 
5 
4 
3 
2 
1 
521 
1021 
1042 
1563 
2084 
2605 
3126 
3647 
4689 
5729 
7809 
11969 
23789 
24278 
     
   Procedure Wrapper_Design (int Wmax, Core C) 
{ 
      //Wmax =TAM width 
Total_Scan_Element= total IO+ 
∑  C.Scan_Chain_Length[i] (1≤ i< #SC); 
1. If C.#SC=0           
      If ( Total_Scan_Element ≤  Wmax )  
          Assign one bit on every I/O wrapper cell;  
      Else  
          Design Wmax wrapper scan chains; 
2.Else 
      Mid_Lines = Wmax / 2; 
      Peak_Scan_Element = Total_Scan_Element /    
                Mid_Lines ; 
      Sort the internal scan chains in descending order of    
                their length; 
      For each scan chain SC 
          For each wrapper scan chain W already created 
             If (Length (W) +Length (SC) ≤  
                           Peak_Scan_Element) 
                Assign the scan chain to this wrapper scan  
                chain W ; 
            Else 
               Create a new Wrapper scan chain Wnew  ; 
                       
Assign the scan chain to this wrapper scan  
                         chain Wnew ; 
      Add functional I/O to balance the wrapper chains; 
         } 
 
Figure 2. Algorithm for wrapper design 
 
TAM DESIGN AND TEST SCHEDULING 
 
The general integrated wrapper/TAM co-optimization 
and test scheduling problem that we address in this paper 
is as follows. We are given the total SOC TAM width and 
the test set parameters for each core. The set of 
parameters for each core includes the number of primary 
I/Os, test patterns, scan chains and scan chain lengths. 
The goal is to determine the TAM width and a wrapper 
design for each core, and a test schedule that minimizes 
the testing time for the SOC such that the following 
constraints are satisfied: 
        1.  The total number of TAM wires utilized at any  
             Moment does not exceed Wmax; 
        2.   The maximum power dissipation value is not  
             exceeded.    
 
We formulate this problem as a progression of two 
problems of increasing complexity. These two problems 
are as follows: 
      Problem 1: wrapper/TAM co-optimization and test   
                              scheduling 
      Problem 2: wrapper/TAM co-optimization and test  
      scheduling with power constraints. 
 
In this section, we address Problem 1 and show how  
Wrapper/TAM co-optimization can be integrated with   
test scheduling. In the next section, we show how this 
problem is generalized to include power constraints- 
Problem 2. 
 
 problem 1: determine the TAM width to be assigned and 
design a wrapper for each core and schedule the tests for 
the SOC in such a way that minimizes the total testing 
time and the total number of TAM wires utilized at any 
moment does not exceed total TAM width when a set of 
parameters for each core is given.  
 
The concept of using rectangles for core test 
representation has been used before in [8, 11, 15]. 
Consider a SOC having N cores and let Ri be the set of 
rectangles for core i, 1 ≤ i ≤ N. Generalized version of 
rectangle packing problem Problem-RP1 is as follows: 
select a rectangle R from Ri for each set Ri, 1 ≤ i ≤ N and 
pack the selected rectangles in a bin of fixed height and 
unbounded width such that no two rectangle overlap and 
the width to which the bin is filled is minimized. Each 
rectangle selected is not allowed to be split vertically in 
our rectangle packing. 
 
We solve the Problem 1 by generalized version of 
rectangle packing or two-dimensional packing Problem-
RP1 .We use the Wrapper_Design algorithm to obtain the 
different test times for each core for varying values of 
TAM width. A set of rectangles for a core can now be 
constructed, such that the height of each rectangle 
corresponds to a different TAM width and the width of 
the rectangle represents the core test application time for 
this value of TAM width. 
 
Problem-RP1  relates to problem 1 as follows; see figure 
3.The height of the rectangle selected for a core 
corresponds to the TAM width assigned to the core, while 
the rectangle width corresponds to its testing time. The 
height of the bin corresponds to the total SOC TAM 
width, and the width to which the bin is ultimately filled 
corresponds to the system testing time that is to be 
minimized. The unfilled area of the bin corresponds to the 
idle time on TAM wires during test. Furthermore, the 
distance between the left edge of each rectangle and the 
left edge of the bin corresponds to the begin time of each 
core test. 
 
Figure 3.Example test schedule using rectangle 
packing 
 
For a given core, the testing time decreases only at 
Pareto-optimal points when the TAM width exceeds core-
specific thresholds [10]. Pareto-optimal points are 
formally defined in [11]. Unlike [10], our Pareto-optimal 
points and their corresponding TAM utilized values 
(TAMu) are not same (Table 1). So, instead of assigning 
Pareto-Optimal TAM width like [11], we assign TAM 
width equal to   TAMu, in order to achieve a specific 
testing time. For example, in Design_wrapper algorithm 
of [10] all TAM widths from 47 up to 64 result in the 
same testing time of 114317 cycles and same TAM width 
utilization of 47 for core 6 in p93791. So, only Pareto-
Optimal TAM width 47 was used in [11] to achieve 
testing time of 114317 cycles.  But in our proposed 
Wrapper_Design, all TAM widths from 50 up to 64 result 
in the same testing time of 114317 cycles and same TAM 
width utilization of 47 for core 6 in p93791.So, to achieve 
testing time of 114317 cycles   TAMu value 47 is used in 
our proposed approach. Thus our approach minimizes 
TAM width utilization. 
 
Our approach emphasizes on both testing time of a core 
and the TAM width required to achieve that testing time 
by considering the diagonal length of rectangles. 
Consider three rectangles R[1] = {H=32, W=7.1, 
DL=32.78}, R[2] = {H=16, W=13.8, DL=21.13}, R[3] = 
{H=32, W=5.4, DL=32.45) where W, H, DL denotes 
width, height and diagonal length of the rectangles 
respectively. Here if we take into account testing time 
(W), then we should pack R[2] first, followed by R[1] 
and R[3]. We found that this does not produce best result 
in rectangle packing. But when we consider diagonal 
lengths, we pack R[1], R[3], R[2] in sequence, and get the 
result that is extremely efficient.  
 
POWER CONSTRAINED TEST SCHEDULING  
 
In this section, we first detail Problem 2 (Integrated TAM 
design and power constrained test scheduling) and then 
formulate problem Problem-RP2, a generalized version of 
Problem-RP1 that is equivalent to Problem 2. 
 
Problem 2: solve Problem 1, such that:  
       1.  The maximum power dissipation value 
            Pmax is not exceeded. 
Power constraints must be incorporated in the schedule to 
ensure that the power rating of the SOC is not exceeded 
during test. 
Problem 2 can be expressed in terms of rectangle packing 
as follows: consider an SOC having N cores, and: 
  1. let Ri be the set of rectangles for core i, 1 ≤  i ≤  N  
  2. let tests for core i have a power dissipation of Pi. 
 
 
Algorithm Test_Scheduling (Wmax, Core C [1...NC]) 
{ 
 1.For each core C[i] ,construct a set of rectangles taking  
TAMu as rectangle height and its corresponding testing 
time as rectangle width such that TAMu ≤  Wmax. 
 2. Find the smallest (Tmin) among the testing time 
corresponding to MAX_TAMu of all cores. 
 3. For each core C[i], divide the width T[i] of all 
rectangles constructed in line 1 with Tmin. 
4. For each core C[i] ,calculate Diagonal Length   DL[i] = 
√ ( (W[i])2 + (T[i]2)) where W[i] denotes MAX_TAMu 
and T[i] denotes corresponding  reduced testing time. 
 5. Sort the Cores in descending order of their diagonal 
length calculated in line 4 and keep in list INITIAL [NC]. 
6. Next_Schedule_Time = 0 
       current_Time = 0;  
        Wavail = Wmax;      // TAM available 
        Idle_Flag=False; 
//    peak_tam[c] is equal to MAX_TAMu of core c 
//     PENDING is a queue. 
7. While (INITIAL and PENDING not Empty) 
      { 
8 If (Wavail > 0 and  Idle_Flag=False) 
  { 
       9.If (INITIAL is not empty) 
        { 
 c=delete (INITIAL);   
              If (Wavail  ≥  peak_tam[c] 
                                             && no_powerConflict) 
                 Update(c, peak_tam(c)); 
Else If (Possible_TAM  ≥   0.5*peak_tam[c]    
                                   && no_powerConflict) 
                    Update(c, Possible_TAM); 
              Else 
     add (PENDING, c); 
if (peak_tam [PENDING [front]]  ≤ 
 
Wavail 
                                    && no_powerConflict) 
     Update (PENDING [front], 
               peak_tam [PENDING [front]]); 
                    delete (PENDING);    
       } 
   10. Else  //if  INITIAL  is empty 
       { 
            If (peak_tam [PENDING [front]]
  
≤ 
 
Wavail   
                                                 && no_powerConflict) 
 Update (PENDING [front], 
               peak_tam [PENDING [front]]); 
               delete (PENDING)     
           Else 
                 Idle_Flag=True; 
        } 
       } 
      
11. Else  //TAM available < 0 or idle 
    { 
    Calculate Next_Schedule_Time = Finish[i], 
            Such that Finish[i] > This_Time and Finish[i] is  
            minimum; 
    Set This_Time=Next_Schedule_Time; 
      12.For every Core i, such that finish[i] = This_Time 
  
                         Wavail = Wavail + Width[i]; 
     13.  Set Complete[i] = TRUE; 
    Idle_Flag=False; 
     } 
 }  //end of while 
     return   test_schedule; 
} 
 
Figure 4. Proposed Test scheduling algorithm 
with TAM optimization 
    
 
Data structure test_schedule 
 
             1. width[i]         //TAM width assigned to core i 
             2. finish[i]           //end time of core i 
             3. scheduled[i]   //boolean indicates core i is 
                                               scheduled 
             4. start[i]            //begin time of core i 
             5. complete [i]    //boolean indicates test for core 
                                         i has finished 
             6. peak_tam[i]   //equals to MAX_TAMu of core i 
 
Figure 5.Data structure for the test schedule 
 
 
Procedure update (i, w) 
1. Let i be the core to be updated in the test schedule 
2. Start[i] =Current_Time; 
3. Set scheduled[i] = TRUE; 
4. finish[i] = Current_Time + Ti (w); 
5. width[i] =w; 
6. Wavail=Wavail- w; 
         
Figure 6.Data structure for the update algorithm 
 
Problem-RP2: solve Problem-RP1 ensuring that at any 
moment of time the sum of the Pi values for the rectangles 
selected must not exceeded the maximum specified value 
Pmax.  
 
Next, we describe our solution to Problem-RP2. 
 
Data Structure  
 
The data structure in which we store the TAM width and 
testing time values for the cores of the SOC is presented 
in Figure 5. This data structure is updated with the begin 
times, end times, and assigned TAM widths for each core 
as the test schedule is developed. 
 
Rectangle Construction 
 
In our proposed test scheduling algorithm (figure 4), after 
getting the result of Wrapper_Design, for each core, we 
construct a set of rectangles taking TAMu as rectangle 
height and its corresponding testing time as rectangle 
width such that TAMu ≤ Wmax (figure 7) rather than 
constructing  the collection of Pareto-optimal rectangles 
like[11]. MAX_TAMu is the largest among the TAMu 
values satisfying the above constraint. In figure 7, 
MAX_TAMu=24 and Wmax=32 .For combinational core,  
 
 
Figure 7. Example of some rectangles for core 6 of 
SOC p93791 (figure drawn not to scale) when 
Wmax=32 
 
MAX_TAMu is always equal to Wmax. Note that, In case 
of TAM wire assignment to that particular scheduling of  
p93791 (figure 7), TAM wires that are to be assigned to 
core 6 must be selected from values 24,16,12,10,8-1 
depending on TAM width available. 
 
Diagonal Length Calculation 
 
In line 2, we find the smallest (Tmin) among the testing 
time corresponding to MAX_TAMu for all cores. In line 
3, for each core we divide width (testing time) of all 
constructed rectangles (line 3) with Tmin. Then in line 
4,for each core we calculate the diagonal length of the 
rectangle where rectangle height W[i] = MAX_TAMu  
and  rectangle width T[i]  is  reduced testing time 
corresponding to MAX_TAMu .We sort the cores in 
descending order of  diagonal length calculated in line 4 . 
 
TAM Assignment 
 
While executing the main While loop(line 7),if there are 
Wavail TAM wires available for assignment and   list 
INITIAL is not empty, we select a core c from the list in 
sorted order. If TAM available at that moment, Wavail is 
greater than or equal to peak_tam[c] and there is no 
power conflict, we schedule the  tests of that core and  
assign TAM wires to c equal to peak_tam[c].Note that 
,peak_tam[c] is equal to MAX_TAMu  of core c. If 
Wavail is less than peak_tam[c] and power constraints is 
satisfied, it tries to find a TAMu   value such that TAMu ≤ 
Wavail and TAMu greater than half of peak_tam[c]. If it 
fails to assign TAM wires to c satisfying these conditions, 
it adds the core c into queue PENDING. It then deletes a 
core p from the queue PENDING for scheduling only if 
Wavail is greater than or equal to peak_tam[p] and there 
is no power conflict. 
 
If list INITIAL is empty, the algorithm deletes the core c 
at the front of queue PENDING only if Wavail ≥ 
peak_tam[c] and power constraints is satisfied. Otherwise 
it waits until sufficient TAM wires become available and 
power constraints is satisfied. If Wavail > 0 and INITIAL 
is empty, these Wavail wires are declared idle and  Idle 
Flag is set  if  Wavail cannot satisfy power constraints as 
well as the condition Wavail ≥ peak_tam[c] where c is the  
core at the front of queue PENDING.  
Figure 8.Test scheduling for d695 using our algorithm 
(Tmin=1109 and TAM width=24) without power 
constraints 
 
If there are Wavail idle wires or Wavail =0, the execution 
proceeds to line 12 where the process of updating 
This_Time to Next_Schedule_Time and Wavail is begun 
.Line 13 increases Wavail by the width of all cores 
ending at the new value of This_Time and Line 13 sets 
complete[i] to true for all cores whose test has completed 
at This_Time. 
 
Table 2. Power consumption values for d695 
 
 Core Ci. Pi. 
1 660 mW 
2 602 mW 
3 823 mW 
4 275 mW 
5 690 mW 
6 354 mW 
7 530 mW 
8 753 mW 
9 641 mW 
10 1144 mW 
 
EXPERIMENTAL RESULTS 
 
In this section, we present experimental results for one 
example SOC: d695. This SOC is a part of the ITC’02 
SOC benchmarking initiative [4].In our algorithm we 
considered TAM wire sharing and power constraints as 
test conflict. Note that none of the previous approaches 
consider more test conflicts than TAM wire sharing but 
[6] which take power constraints, hierarchical constraints, 
precedence constraints, unit testing with multiple test sets 
into account. 
 
In the ITC’02 benchmark specification, no power data are 
given for this system. Therefore, we add power values for 
each core depicted in Table 2. In the first experiment we 
compare our technique with the approach presented by 
[6] and [16] using the d695 circuit considering the same 
power values depicted in Table 2. The results are given in 
Table 3 and Table 4 for different TAM width. 
 
In our second experiment, we compared our approach to 
previous proposed techniques without considering any 
power limitation. The results are for a range of TAM 
bandwidths given in Table 5. 
 
CONCLUSION 
 
In this paper, we have proposed a Wrapper/TAM co-
optimization and test scheduling technique that takes test 
power consumption into account when minimizing the 
test application time. It is important to consider test 
power consumption since exceeding it might damage the 
system.The proposed technique is based on rectangle 
packing which emphasizes on both time and TAM width 
by considering diagonal lengths. The experimental results 
show the efficiency of our algorithm. 
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Table 3. Power constrained test time on design d695 
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1500 45560 43541 40855 32663 31028 38705 26973 27573 21004 24369 20914 20856 
1800 42450 44341 40855 32054 29919 33010 23864 24454 21004 18774 20467 22261 
2000 42450 43221 39572 29106 29419 33010 21942 24171 21004 18691 19206 20978 
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2000 17467 17825 16868 14563 14128 16102 14469 14128 14914 
                    
                                  Table 5.Experimental test time for d695 
TAM Width [6] [10] [11] [12] [16] Proposed 
64 
48 
40 
32 
24 
16 
13348 
17257 
18691 
20512 
29106 
41847 
12941 
16975 
17901 
21566 
28292 
42568 
11604 
15698 
18459 
23021 
30317 
43723 
12941 
15300 
18448 
22268 
30032 
42644 
11279 
15142 
17366 
21389 
28639 
42716 
14914 
15075 
20254 
20402 
27829 
39572 
 
